

CLAIMS

Now, therefore, the following is claimed:

1 1. A computer system for processing instructions of computer programs,
2 comprising:
3 a register;
4 a pipeline configured to execute instructions of a computer program, said
5 pipeline having a first stage and a second stage; and
6 circuitry configured to read a first predicate value from said register and to
7 receive a second predicate value, said circuitry configured to transmit said first
8 predicate value to said first stage and to select one of said predicate values, said
9 circuitry further configured to transmit said selected predicate value to said second
10 stage and to ignore the other one of said predicate values.

1 2. The system of claim 1, wherein said one predicate value selected by
2 said circuitry is said first predicate value.

1 3. The system of claim 1, wherein said one predicate value selected by
2 said circuitry is said second predicate value.

1 4. The system of claim 1, wherein said circuitry is further configured to
2 detect whether an instruction in said second stage is stalled and to select said selected
3 one of said predicate values based on whether said instruction in said second stage is
4 stalled.

1 5. The system of claim 1, wherein said circuitry includes a latch that
2 transmits said one predicate value selected by said circuitry to said second stage in
3 response to an edge of a clock signal.

1 6. A computer system, comprising:
2 a register;
3 a pipeline configured to execute instructions of a computer program, said
4 pipeline having a first stage and a second stage;
5 first circuitry coupled to said register and to said first stage, said first circuitry
6 configured to simultaneously receive a first plurality of predicate values, at least one
7 of said first plurality of predicate values received from said register, said first circuitry
8 configured to select one of said first plurality of predicate values, said first circuitry
9 further configured to transmit said selected one of said first plurality of predicate
10 values to said first stage and to transmit said selected one of said first plurality of
11 predicate values across a connection; and
12 second circuitry coupled to said connection and to said second stage, said
13 second circuitry configured to simultaneously receive a second plurality of predicate
14 values, said second plurality of predicate values including said one predicate value
15 transmitted across said connection, said second circuitry configured to select one of
16 said second plurality of predicate values and to transmit said selected one of said
17 second plurality of predicate values to said second stage.

1 7. The system of claim 6, wherein said second circuitry includes a latch
2 configured to receive said selected one of said second plurality of predicate values and
3 to transmit said received predicate value in response to an edge of a clock signal.

1 8. The system of claim 6, wherein one of said second plurality of
2 predicate values is transmitted from another pipeline.

1 9. The system of claim 6, wherein said second circuitry is further
2 configured to detect whether an instruction in said second stage is stalled and to select
3 said one of said second plurality of predicate values based on whether said instruction
4 is stalled.

1 10. The system of claim 6, wherein said second circuitry is further
2 configured to simultaneously receive a third plurality of predicate values, said third
3 plurality of predicate values including said selected one of said second plurality of
4 predicate values, said second circuitry configured to select one of said third plurality
5 of predicate values, said second circuitry further configured to transmit said selected
6 one of said third plurality of values to said second stage.

1 11. The system of claim 6, further comprising control circuitry configured
2 to compare register identifiers defined by said instructions and to transmit control
3 signals to said first and second circuitry, wherein said first circuitry is configured to
4 select said one of said first plurality of predicate values based on at least one of said
5 control signals and said second circuitry is configured to select said one of said second
6 plurality of predicate values based on at least one of said control signals.

1 12. A method for processing instructions of computer programs,
2 comprising the steps of:
3 providing a pipeline having a first stage and a second stage;
4 producing a predicate value;
5 writing said predicate value to a register;
6 receiving an instruction;
7 receiving a control signal;
8 reading said predicate value from said register based on a register identifier
9 included in said instruction;
10 transmitting said predicate value read in said reading step to said first stage of
11 said pipeline;
12 processing said instruction via said first stage of said pipeline based on said
13 predicate value transmitted to said first stage;
14 receiving a new predicate value;
15 selecting, based on said control signal, between said new predicate value and
16 said predicate value read in said reading step;
17 transmitting said predicate value selected in said selecting step to said second
18 stage of said pipeline; and
19 processing said instruction via said second stage based on said predicate value
20 selected in said selecting step.

1 13. The method of claim 12, wherein said one predicate value selected in
2 said selecting step is said predicate value read in said reading step.

1 14. The method of claim 12, wherein said predicate value selected in said
2 selecting step is said new predicate value, said selecting step further including the step
3 of ignoring said predicate value read in said reading step.

1 15. The method of claim 12, further comprising the steps of:
2 detecting whether said instruction is stalled; and
3 performing said selecting step based on said detecting step.

1 16. The method of claim 12, further comprising the steps of:
2 detecting whether said new predicate value is indicative of a predicate status of
3 said instruction; and
4 performing said selecting step based on said detecting step.

1 17. The method of claim 12, further comprising the steps of:
2 receiving a second new predicate value;
3 selecting between said second new predicate value and said value transmitted
4 to said second circuitry;
5 detecting that said instruction is stalled; and
6 performing said selecting between said second new predicate value step in
7 response to said detecting step.

1 18. A method for processing instructions of computer programs,
2 comprising the steps of:
3 providing a pipeline having a first stage and a second stage;
4 reading a predicate value from a register;
5 simultaneously receiving a first plurality of predicate values, said first plurality
6 of predicate values including said predicate value read from said register;
7 selecting one of said first plurality of predicate values;
8 transmitting said predicate value selected in said selecting one of said first
9 plurality of predicate values step to said first stage of said pipeline;
10 processing an instruction in said first stage of said pipeline based on said
11 predicate value transmitted to said first stage;
12 simultaneously receiving a second plurality of predicate values, said second
13 plurality of predicate values including said one predicate value selected in said
14 selecting one of said first plurality of predicate values step;
15 selecting one of said second plurality of predicate values;
16 transmitting said predicate value selected in said selecting one of said second
17 plurality of predicate values step to said second stage of said pipeline; and
18 processing said instruction in said second stage of said pipeline based on said
19 predicate value transmitted to said second stage.

1 19. The method of claim 18, further comprising the steps of:
2 simultaneously receiving a third plurality of predicate values, said third
3 plurality of predicate values including said predicate value selected in said selecting
4 one of said second plurality of predicate values step;
5 selecting one of said third plurality of predicate values;
6 transmitting said predicate value selected in said selecting one of said third
7 plurality of predicate values step to said second stage of said pipeline; and
8 processing said instruction in said second stage of said pipeline based on said
9 predicate value selected in said selecting one of said second plurality of predicate
10 values step.

1 20. The method of claim 18, further comprising the steps of:
2 detecting whether said instruction is stalled in said second stage; and
3 performing said selecting one of said second plurality of predicate values step
4 based on said detecting step.